



Andrew Brown Southampton adb@ecs.soton.ac.uk

ManyCore Glasgow July 2018













Imperial College London









Southampton





ManyCore Glasgow July 2018







- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware












"Transistor density of semiconductor chips will double every 18 months" – Gordon Moore, co-founder of Intel, 1965







- Not a stored program machine
- State space search engine
 - Very coarse grained conditionals:
 - if this then stop/ring bell/print
 - Not:
 - **if** this **then** change search path








- Never intended as a practical computer
- Test harness for the Williams tube
 - First random-access memory
 - 32 words of 32 bits
 - 3.5 kW
 - 700 instr/sec
 - HW instruction set: subtract, negate






- POETS
- First "real" computer:
- Instruction set contained control *and* arithmetic operations
- 512 18-bit words
- Mercury delay line memory
- 11 kW
- 1MHz clock
- 650 instr/sec
- (150 mult/sec)



- Baby:
 - Filled a medium-sized room
 - Used 3.5 kW of electrical power
 - Executed 700 instructions per second
 - ~ 5J/instr
- ARM968:
 - Fills 0.4mm² of silicon (130nm)
 - Uses 20 mW of electrical power
 - Executes 200M instructions per second
 - ~ 100 pJ/instr






POETS 20000000 years of progress

- Brains demonstrate
 - Massive parallelism (10¹¹ neurons)
 - Massive connectivity (10¹⁵ synapses)
 - Uses ~20W
 - Processes ~ 10¹⁵ events/sec
 - ~ 10⁻¹⁴ J/event
 - Low-performance components (~ 100 Hz)
 - Low-speed communication (~ metres/sec)
 - Adaptivity tolerant of component failure
 - Autonomous learning









- Microprocessor Transistor Counts 1971-2011 & Moore's Law
- Is not a fundamental law
- Is *not* a verifiable hypothesis
- Is not an extrapolated prediction
 - » Well, it sort of is, actually...
- Is not a philosophy
- It is a business model
 - Arbitrarily created
 - Trivially discarded







David May, lead architect of the Transputer (Inmos), designer of Occam, founder of Xmos Software efficiency halves every 18 months, compensating Moore's Law

A mixture of

- Shortage of skills
- Adding too many features
- Copy-paste programming
- Massive overuse of windows and mouse-clicks
- Reliance on Moore's law to solve inefficiency problems





• No exponent is sustainable indefinitely in nature

 The rate of change indicated by Moore's Law indicates that in ~ 150 years there will be more memory cells / cm² of silicon than there are atoms in the universe

- Something is going to break
 - What?






• Everyone has their favourite:

- Device physics
- Process spread
- Interconnect
- Economics
- Design
- Power dissipation
- You can run, but you can't hide
- It just isn't worth it








(Structured parallel programming, McCool, Robison, Reinders)









(ibid.)





ManyCore Glasgow July 2018 **POETS**





ManyCore Glasgow July 2018 **POETS**



-Silicon

- 10um .. 10 nm
- 2¹⁰ reduction in feature size


1k -

100 -

• CMOS


1965


- 2²⁰ increase in density
- ~20 process generations




The rise of the many-core exponent is just beginning

Computers do everything badly







Why is that, then?




- Unnatural serialisation:
 - Everything gets shoved through the ALU bottleneck
 - Instruction ordering is deformed...
 - Out-of-order
 - Speculative execution
 - Code transformation
 - Multiple layers of cache
 - ...to the point of (but not past) breaking semantics

- Nature doesn't do it this way



....of operations and instructions



• *Most* of the time, *most* of the code is doing nothing

Waiting for control to arrive





- Programming 101: Communicating sequential processes
 - Message passing:
 - 1. Avoid passing messages
 - 2. If you *must* pass messages
 - ...make them big
 - ...don't choreograph the code so that half the processes spend most of their time waiting for the other half to send them messages
 - 3. From the above
 - ...choreography is your problem
 - ...it's hard

Is there a better way?



- Sequential instruction execution is not the only model of computation
 - Abandon it
 - Alternatives:
 - Massive parallel computing resource on a FPGA
 - Vast complex of biological neurons inside brains
 - The next exponent: *cores are free*
- Minor difficulty:
 - We do not (yet) have any general theory of computing on huge, distributed, networked systems
 - That's what research is for



- Sequential computing is not
 - Natural
 - Efficient
- The only thing it has going for it

 It's easy





- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware





- The **Art** of simulation: to predict reality
 - 1. Construct a computational model
 - Mathematical abstraction
 - Babies and bathwater
 - 2. Solve the model
 - Finite word length machines
 - Numerical methods



• It is *not*

The analytical solution of a set of equations

- It *is*
 - A computer experiment of the behaviour of a physical system in which reality is replaced by mathematical constructs that interact in ways that mimic the interactions of the physical system, and where the evolution of the model mimics states equivalent to those found in reality



- We do not simulate real systems, we simulate *models* of them
- 1. We construct the model
 - And we leave things out / get things wrong
 - Because we don't know what's important
- 2. We adapt it for calculation in a machine
 - We model real values with non-linearly discrete approximations





- Experiments are
 Simula
 - Expensive
 - Dangerous
 - Time-consuming
 - Hard to instrument
 - Hard to control
 - Difficult to reproduce
 - Constrained by reality
 - Easy to misinterpret
 - Sometimes unethical

- Simulations are
 - Cheap(er)
 - Safe
 - Fast(er)
 - Easy to instrument
 - Easy to control
 - Easy to reproduce
 - Constrained by platform
 - Easy to misinterpret
 - Seductive





- The simulation says....
- The simulation is reproducible....

Does not mean

• The simulation is correct

And


Does not mean

• The simulation is useful






• What the simulator tells you:













- All simulators introduce noise and inaccuracy into their results
- OK, as long as this is
 - (Reasonably) small
 - (Reasonably) predictable
 - At least statistically
 - (Reasonably) uniform
 - (Broadly) understood by the user





• Any simulation...

(Recall a simulation is an *experiment* run by a human using a *tool* that is not in itself intelligent)

...that does not provide quantitative indications of errors and sensitivities due to finite system size, word lengths, initial state, boundary conditions....

... is at best useless, at worst downright dangerous





- Simulators running on computers know nothing of
 - Reality
 - Units
- All quantities are dimensionless
- All equations are discrete even when they're not
- All numbers are integers even when they're not
- The same program on different machines will produce different answers





- A simulation of a mass falling in a uniform gravitational field will produce trans-light speeds very quickly
 - Unless *you** see it coming and make the model more complex
- A simulation of a 100V source driving a 1µohm resistor will happily predict a current of 10⁸ amps
 - Unless *you** see it coming and make the model more complex
 - * The simulator isn't going to





- The **Art** of simulation: to predict reality
- How does nature do reality?

- Unnatural serialisation:
 - Everything gets shoved through the ALU bottleneck
 - Instruction ordering is deformed...
 - Out-of-order
 - Speculative execution
 - Code transformation
 - Multiple layers of cache
 - ...to the point of (but not past) breaking semantics

- Nature doesn't do it this way





- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware





• POETS

 Partial Ordered Event Triggered System is a *simulation acceleration* technology For certain classes of problemPOETS can deliver orders - that can be broken down of magnitude wallclock into large, discrete simulation speedup meshes/graphs, with simple interconnect ──> O(1) $O(n^{?})$ topology....





... has bought about massive changes:

- Hardware increasingly statically and dynamically unreliable
- Cores are free
- Communication costs ~ 1000 x compute costs





- ...needs to change in response to this plethora of cores:
- Software must cope with
 - Unknown and changing physical core topologies
 - Non-deterministic message passing
 - Localised data
- Dramatic performance improvements
 - For certain classes of problems
- Underlying *mathematics* still valid
 - Algorithmic embodiment different


Simulation: The old way

- Build a model:
 - Probably some sort of graph
 - Local interactions
- Process the model:
 - Linearise and shove it through some (small) set of processors
- Big problems:
 - A lot of fetching
 - A lot of shoving
 - A lot of writing back

POETS

Where does all the time go? POETS


- Unnatural serialisation:
 - We're simulating (usually) nature
 - Nature doesn't do it this way





- Build a model:
 - Probably some sort of graph
 - Local interactions
- Process the model:
 - Distribute processors over the model
- Big problems:
 - No fetching
 - Wherever there's data, there's a processor
 - Little shoving
 - Things interact with their neighbours in parallel
 - No writing back
 - Data is stored locally to the generation site

Interaction via <u>small</u>, <u>fast</u> messages









- Arbitrarily large number of cores
 - Cores are *free*
- Core-core communications cheap
 - We designed it that way

- What might we do with it?
- *How* might we do *anything* with it?


What might it look like?


• It doesn't really matter



• SpiNNaker :

• Nominal torus





POETS


• POETS :
 • Nominal 5D hypercube

ManyCore Glasgow July 2018





• Unit cubes, tiling space :







• Each node in the previous pictures =

- Some small cluster of compute
- Router
- Routers possess 'straight through' capabilities


• Can make the *physical* geometry of the hardware represent any *arbitrary* virtual topology





• Huge (O(10⁶)) number of small processors

- Embedded in some regular (because it's easy), asynchronous hardware communication infrastructure
 - Massively parallel








- The problem must be formulated as a graph of vertices interacting via edges
 - No restriction on connectivity
 - Graph may represent geometry or topology

- Or both

- Vertices *react* to incoming messages
 - May send out messages of their own
 - No overall choreography of packet traffic
- Problem graph is mapped to physical core graph




• Activity in the simulation mirrors reality


- If the code is idle, it's because *reality* is idle

ManyCore Glasgow July 2018


Mapping one to the other POETS

• Anything that can be naturally represented as a discrete graph:









ManyCore Glasgow July 2018






- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware

What sort of problem?


• Anything that can be naturally represented as a discrete graph:



Electronics







Pr

Slave SR


POETS

Master SR



• Map problem nodes to compute nodes:

Offline configuration software maps neurons:cores (~1000:1)



Maps each individual *neuron* to a SpiNNaker *core*


POETS


Parallel Architectur

Defines the router tables for each node
 Connectivity of neural topology is
 distributed throughout the system in the
 routing tables

Defines the index structures necessary in each core to allow fast retrieval of neuron and synapse state Defines the packet handling *code (interrupt handlers)* What sort of problem?

 (Some) physical systems can be naturally mapped to a continuous (not necessarily regular) tiling of 3-space:






POETS

Weather modelling

ManyCore Glasgow July 2018








What sort of problem?

POETS


- Continuous field problems:
- Each device knows its physical position
 - Broadcast to the Universe via flood fill
- Each device knows the functional form of (field, distance)
 - Can derive the contribution of every other device to the local field at its location
 - Hence the local force
 - Hence dr
- 'Knowledge horizon' of each node is *immediate neighbours only*
- Notion of field *slope* can be a bit tricky in discrete systems
 - Asymptotic solutions can oscillate
 - Detection of this is non-trivial





POETS

• Hybrids:



A processor for each

Point in space

- Electric fields, Van der Waals forces

Atom

Bond

- Chaperone molecules

Particles tell space how to curve The curvature of space tells particles how to move

- (We thought) too big even for a 10⁶ core machine
- But.... the *computational chemists* say no, it's good for Monte Carlo, molecular dynamics and biological membranes



POETS


• Embarrassingly parallel:

Ray-tracing:

One processor per view plane pixel

Genome searching:

Data structures *massive*





How big is "massive"? Human genome ~ 750 Mbytes Substring matching problem Not cryptographically massive: $O(10^{100})$

What sort of problem?

m? POETS

- Indirect problems:
- Cannot use POETS to directly attack the physics
 - Use it instead in the intermediate mathematics











• Gyrokinetic plasma:



 But.... the gyrokinetic plasma physicists say no, it might be useful for plasma turbulence

 – (We thought) too big even for a 10⁶ core machine



Rob Akers, Culham Science Centre





- POETS is not a general-purpose machine
 - Underlying mathematics of a simulation problem must be re-cast to POETS-speak
 - Algorithmic embodiment is different
 - Programmer has no control over or knowledge of the solution trajectory
- But we are continually amazed at what can be coerced into a POETS shape






- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware

Natural traffic patterns





{value, net, time}


Stuff happens in parallel


Final solution independent of mathematical trajectory

Causality is not the same as synchronisation




{neuron, time}






{temperature, position, time}










Finite difference heat diffusion canonical 2D square grid:



Diagonal temperature profile vs iteration







Dramatic performance improvements

 For certain classes of problems
 For certain classes of problems









ManyCore Glasgow July 2018 POETS





- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware





- Arbitrarily large number of cores
 - Cores are *free*
- Core-core communications cheap
 - We designed it that way

- What might we do with it?
- *How* might we do *anything* with it?






 Heat equation $\frac{\partial u}{\partial t} = D \frac{\partial^2 u}{\partial x^2}$ – becomes nth timestep $u_{i}^{(n+1)} = u_{i}^{(n)} + D \frac{\partial t}{\partial x_{i}^{2}} \left(u_{i-1}^{(n)} - 2u_{i}^{(n)} + u_{i+1}^{(n)} \right)$ simulated time t = ndt *dx_i* are different because the mesh is irregular

ManyCore Glasgow July 2018








Convergence fast: newest values used as soon as they become available

Predicate tree thin - not parallelisable




Convergence slow: *entire* old value set used to generate *entire* new value set

Predicate tree wide - easily parallelisable







- massively parallel **Event-driven** (m+1) _X₁ ♦ X₂ **`∌X**3 X₄ X_5 X₆ X₇

• At their core, many problems resolve to

Ax = B

- or similar
- Often sparse and ill-conditioned
- Numerically intensive
 - O(n³) for dense matrices
 - O(n^{1.?}) for sparse
 - Much ongoing research

_ n ~ 10^{12 :} we have a problem




An indirect real problem





- Trades cores against operations
- LU factorisation becomes O(n)







... when matrix algebra is an atomic operation?




If you really want to know...

- ... how something works:
- Heave the cover off and take it to bits
- Unfortunately, this is usually
 - Dangerous
 - Expensive
 - Illegal
 - Amoral
 - Physically impossible
- So you have to use tomography (CAT)

POETS





CAT scans (in one slide)



Invert equation set to get the attenuation <u>at every internal point</u>


Tomographic imaging Ionospheric weather POETS






(C.N. Mitchell, University of Bath)

Tomographic imaging POETS Equation set non-uniform



• Space based

Ground based








• Inverse field problems

-Detection of submerged cylindrical magnetohydrodynamic anomalies




Tomographic imaging






- Detailed non-invasive imaging of biological structures
 - Bones, brains, vascular systems








- Compute intersection/closest pointpair between 2 objects in 3D space
- Challenges: moving + accurate + fast
- Update O(10⁴) points at 1kHz: O(10⁶) points/s







- Production line quality control
 - Mixing efficiency, void detection, structural integrity




(W. Yang, University of Manchester)






- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware





Finite difference heat diffusion canonical 2D square grid:




Diagonal temperature profile vs iteration



When things break:

- System with 1000000 cores
- Unrealistic to expect
 100% uptime
- What happens when cores die?
- Algorithm 'self-heals' around unresponsive core



On the nature and consequence of failures


F


- Conventional electronic system:
 - Stuck-at, bridging, crosstalk....
 - Arbitrary effects propagate usually disabling
- Event driven technology
 - Interconnect asynchronous
 - Core/node fails silently
 - Affected mesh sites disappear from model
 - Solution *algorithm* unaffected






Results degrade gracefully









Diagonal temperature profile vs iteration





Results degrade gracefully







Diagonal temperature profile vs iteration





Substrate damage has *severely perturbed* computational model





Diagonal temperature profile vs iteration





- The rise and asymptote....
- Simulation there's a lot of it about
- Event-based simulation
- What is the user base?
- Where does all the time go?
- Down amongst the Hard Sums
- A brief meander into reliability
- Some pictures of hardware





105 machine

5 racks:

5 racks x

24 boards x

48 nodes x

18 cores

= *103680* cores

106 machine

50 racks:

50 racks x

24 boards x


48 nodes x

18 cores

= 1036800 cores


• Each core nominally hosts 1000 neurons

ManyCore Glasgow July 2018



105 machine






ManyCore Glasgow July 2018 106 machine: 1M cores, 10 cabinets, 90kW











- Tinsel = multithreaded POETS processor
- 32-bit multithreaded RISC-V
- 64 cores x 16 threads/Tinsel = 1024 P-cores
- 16 caches, 16 mailboxes, 2 DDR3 controllers
- 40% of DE5-NET FPGA board
- Clocks at over ~300MHz (fast for a softcore)
- Each thread nominally hosts 1000 problem devices





A desktop machine ...

- a personal computer -

... will have 25000 cores

